Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating Rev. 2 — 13 September 2010 Product data sheet

#### **General description** 1.

The DAC1205D650 is a high-speed 12-bit dual-channel Digital-to-Analog Converter (DAC) with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier wireless transmitters.

Thanks to its digital on-chip modulation, the DAC1205D650 allows the complex I and Q inputs to be converted up from BaseBand (BB) to IF. The mixing frequency is adjusted using a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO). The phase is controlled by a 16-bit register.

Two modes of operation are available: separate data ports or a single interleaved high-speed data port. In the Interleaved mode, the input data stream is demultiplexed into its original I and Q data and then latched.

The DAC1205D650 also includes a  $2\times$ ,  $4\times$  and  $8\times$  clock multiplier which provides the appropriate internal clocks and an internal regulator to adjust the output full-scale current.

#### Features and benefits 2.

- Dual 12-bit resolution
- 650 Msps maximum update rate
- Selectable 2×, 4× or 8× interpolation filters
- Input data rate up to 160 Msps
- 32-bit programmable NCO frequency
- Dual-port or Interleaved data modes
- 1.8 V and 3.3 V power supplies
- LVDS compatible clock
- Two's complement or binary offset data format
- 3.3 V CMOS input buffers

- IMD3: 79 dBc; f<sub>s</sub> = 640 Msps; f<sub>o</sub> = 96 MHz
- ACPR: 68 dB; 2 carriers WCDMA;  $f_s = 614.4 \text{ Msps}; f_o = 115.2 \text{ MHz}; \text{ PLL on}$
- Typical 0.95 W power dissipation at 4× interpolation
- Power-down and Sleep modes
- Very low noise cap-free integrated PLL Differential scalable output current from 1.6 mA to 22 mA
  - On-chip 1.25 V reference
  - External analog offset control (10-bit auxiliary DACs)
  - Internal digital offset control
  - Inverse (sin x) / x function
  - Fully compatible SPI port
  - Industrial temperature range from -40 °C to +85 °C



#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating


## 3. Applications

- Wireless infrastructure: LTE, WiMAX, GSM, CDMA, WCDMA, TD-SCDMA
- Communication: LMDS/MMDS, point-to-point
- Direct Digital Synthesis (DDS)
- Broadband wireless systems
- Digital radio links
- Instrumentation
- Automated Test Equipment (ATE)

## 4. Ordering information

| Table 1.         Ordering information |          |  |          |  |  |  |  |
|---------------------------------------|----------|--|----------|--|--|--|--|
| Type number                           | Package  |  |          |  |  |  |  |
|                                       | Name     | Description  | Version  |  |  |  |  |
| DAC1205D650HW/C1                      | HTQFP100 | plastic thermal enhanced thin quad flat package; 100 leads; body $14 \times 14 \times 1$ mm; exposed die pad | SOT638-1 |  |  |  |  |





NXP Semiconductors


Dual 12-bit DAC, up to 650 Msps;  $2 \times 4 \times$  and  $8 \times$  interpolating DAC1205D650

ω of 43

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

## 6. Pinning information

### 6.1 Pinning



Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

## 6.2 Pin description

| Table 2.                | Pin descript | tion                |  |
|-------------------------|--------------|---------------------|--|
| Symbol                  | Pin          | Type <sup>[1]</sup> | Description                                  |
| V <sub>DDA(3V3)</sub>   | 1            | Р                   | analog supply voltage 3.3 V                  |
| AUXAP                   | 2            | 0                   | auxiliary DAC B output current               |
| AUXAN                   | 3            | 0                   | complementary auxiliary DAC B output current |
| AGND                    | 4            | G                   | analog ground                                |
| V <sub>DDA(1V8)</sub>   | 5            | Р                   | analog supply voltage 1.8 V                  |
| V <sub>DDA(1V8)</sub>   | 6            | Р                   | analog supply voltage 1.8 V                  |
| AGND                    | 7            | G                   | analog ground                                |
| CLKP                    | 8            | I                   | clock input                                  |
| CLKN                    | 9            | I                   | complementary clock input                    |
| AGND                    | 10           | G                   | analog ground                                |
| V <sub>DDA(1V8)</sub>   | 11           | Р                   | analog supply voltage 1.8 V                  |
| d.n.c.                  | 12           | -                   | do not connect                               |
| d.n.c.                  | 13           | -                   | do not connect                               |
| TM1                     | 14           | I/O                 | test mode 1 (to connect to DGND)             |
| TM0                     | 15           | I/O                 | test mode 0 (to connect to DGND)             |
| V <sub>DD(IO)(3V3</sub> | ) <b>1</b> 6 | Р                   | input/output buffers supply voltage 3.3 V    |
| GNDIO                   | 17           | G                   | input/output buffers ground                  |
| 111                     | 18           | I                   | I data input bit 11 (MSB)                    |
| 110                     | 19           | I                   | I data input bit 10                          |
| 19                      | 20           | I                   | I data input bit 9                           |
| 18                      | 21           | I                   | I data input bit 8                           |
| 17                      | 22           | I                   | I data input bit 7                           |
| 16                      | 23           | I                   | I data input bit 6                           |
| 15                      | 24           | I                   | I data input bit 5                           |
| 14                      | 25           | I                   | I data input bit 4                           |
| V <sub>DDD(1V8)</sub>   | 26           | Р                   | digital supply voltage 1.8 V                 |
| DGND                    | 27           | G                   | digital ground                               |
| 13                      | 28           | I                   | I data input bit 3                           |
| 12                      | 29           | I                   | I data input bit 2                           |
| 11                      | 30           | I                   | I data input bit 1                           |
| 10                      | 31           | I                   | I data input bit 0 (LSB)                     |
| V <sub>DDD(1V8)</sub>   | 32           | Р                   | digital supply voltage 1.8 V                 |
| DGND                    | 33           | G                   | digital ground                               |
| n.c.                    | 34           | I                   | not connected                                |
| n.c.                    | 35           | I                   | not connected                                |
| V <sub>DDD(1V8)</sub>   | 36           | Р                   | digital supply voltage 1.8 V                 |
| DGND                    | 37           | G                   | digital ground                               |
| TM2                     | 38           | -                   | test mode 2 (to connect to DGND)             |
| DGND                    | 39           | G                   | digital ground                               |

DAC1205D650 Product data sheet

## Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

| Symbol                        | Pin      | Type <sup>[1]</sup> | Description                                  |  |  |
|-------------------------------|----------|---------------------|--|--|--|
| V <sub>DDD(1V8)</sub>         | 40       | Р                   | digital supply voltage 1.8 V                 |  |  |
| Q11/SELIQ                     | 41       | I                   | Q data input bit 11 (MSB)                    |  |  |
|                               |          |                     | select IQ in Interleaved mode                |  |  |
| Q10                           | 42       | I                   | Q data input bit 10                          |  |  |
| DGND                          | 43       | G                   | digital ground                               |  |  |
| V <sub>DDD(1V8)</sub>         | 44       | Р                   | digital supply voltage 1.8 V                 |  |  |
| Q9                            | 45       | I                   | Q data input bit 9                           |  |  |
| Q8                            | 46       | I                   | Q data input bit 8                           |  |  |
| Q7                            | 47       | I                   | Q data input bit 7                           |  |  |
| Q6                            | 48       | I                   | Q data input bit 6                           |  |  |
| DGND                          | 49       | G                   | digital ground                               |  |  |
| V <sub>DDD(1V8)</sub>         | 50       | Р                   | digital supply voltage 1.8 V                 |  |  |
| Q5                            | 51       | I                   | Q data input bit 5                           |  |  |
| Q4                            | 52       | I                   | Q data input bit 4                           |  |  |
| Q3                            | 53       | I                   | Q data input bit 3                           |  |  |
| Q2                            | 54       | I                   | Q data input bit 2                           |  |  |
| Q1                            | 55       | I                   | Q data input bit 1                           |  |  |
| Q0                            | 56       | I                   | Q data input bit 0 (LSB)                     |  |  |
| n.c.                          | 57       | I                   | not connected                                |  |  |
| n.c.                          | 58       | I                   | not connected                                |  |  |
| GNDIO                         | 59       | G                   | input/output buffers ground                  |  |  |
| V <sub>DD(IO)(3V3)</sub>      | 60       | Р                   | input/output buffers supply voltage 3.3 V    |  |  |
| TM3                           | 61       | I/O                 | test mode 3 (to connect to DGND)             |  |  |
| SDO                           | 62       | 0                   | SPI data output                              |  |  |
| SDIO                          | 63       | I/O                 | SPI data input/output                        |  |  |
| SCLK                          | 64       | I                   | SPI clock                                    |  |  |
| SCS_N                         | 65       | I                   | SPI chip select (active LOW)                 |  |  |
| RESET_N                       | 66       | l                   | general reset (active LOW)                   |  |  |
| d.n.c.                        | 67       | -                   | do not connect                               |  |  |
| VIRES                         | 68       | I/O                 | DAC biasing resistor                         |  |  |
| GAPOUT                        | 69       | I/O                 | bandgap input/output voltage                 |  |  |
| V <sub>DDA(1V8)</sub>         | 70       | P                   | analog supply voltage 1.8 V                  |  |  |
| V <sub>DDA(1V8)</sub>         | 71       | P                   | analog supply voltage 1.8 V                  |  |  |
| AGND                          | 72       | G                   | analog ground                                |  |  |
| AUXBN                         | 73       | 0                   | complementary auxiliary DAC B output current |  |  |
| AUXBN                         | 74       | 0                   | auxiliary DAC B output current               |  |  |
|                               | 75       | P                   | analog supply voltage 3.3 V                  |  |  |
| V <sub>DDA(3V3)</sub><br>AGND | 76       | G                   | analog ground                                |  |  |
|                               |          | P                   |  |  |  |
| V <sub>DDA(1V8)</sub><br>AGND | 77<br>78 | G                   | analog supply voltage 1.8 V                  |  |  |
| V <sub>DDA(1V8)</sub>         | 78       | P                   | analog ground<br>analog supply voltage 1.8 V |  |  |

### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

| Table 2.              | Pin descriptioncontinued |                       |                                    |  |  |  |
|-----------------------|--------------------------|-----------------------|------------------------------------|--|--|--|
| Symbol                | Pin                      | Type <mark>[1]</mark> | Description                        |  |  |  |
| AGND                  | 80                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 81                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 82                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 83                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 84                       | G                     | analog ground                      |  |  |  |
| IOUTBN                | 85                       | 0                     | complementary DAC B output current |  |  |  |
| IOUTBP                | 86                       | 0                     | DAC B output current               |  |  |  |
| AGND                  | 87                       | G                     | analog ground                      |  |  |  |
| n.c.                  | 88                       | -                     | not connected                      |  |  |  |
| AGND                  | 89                       | G                     | analog ground                      |  |  |  |
| IOUTAP                | 90                       | 0                     | DAC A output current               |  |  |  |
| IOUTAN                | 91                       | 0                     | complementary DAC A output current |  |  |  |
| AGND                  | 92                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 93                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 94                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 95                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 96                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 97                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 98                       | G                     | analog ground                      |  |  |  |
| V <sub>DDA(1V8)</sub> | 99                       | Р                     | analog supply voltage 1.8 V        |  |  |  |
| AGND                  | 100                      | G                     | analog ground                      |  |  |  |
| AGND                  | H <mark>[2]</mark>       | G                     | analog ground                      |  |  |  |

[1] P = power supply

G = ground

I = input

O = output.

[2] H = heatsink (exposed die pad to be soldered).

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

## 7. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol                   | Parameter                           | Conditions  | Min  | Max  | Unit |
|--------------------------|-------------------------------------|---|------|------|------|
| V <sub>DD(IO)(3V3)</sub> | input/output supply voltage (3.3 V) |   | -0.5 | +4.6 | V    |
| V <sub>DDA(3V3)</sub>    | analog supply voltage (3.3 V)       |   | -0.5 | +4.6 | V    |
| V <sub>DDA(1V8)</sub>    | analog supply voltage (1.8 V)       |   | -0.5 | +3.0 | V    |
| V <sub>DDD(1V8)</sub>    | digital supply voltage (1.8 V)      |   | -0.5 | +3.0 | V    |
| VI                       | input voltage                       | pins CLKP, CLKN, VIRES and GAPOUT<br>referenced to AGND                                     | -0.5 | +3.0 | V    |
|                          |                                     | pins I11 to I0, Q11 to Q0, SDO, SDIO, SCLK, SCS_N and RESET_N referenced to GNDIO           | -0.5 | +4.6 | V    |
| Vo                       | output voltage                      | pins IOUTAP, IOUTAN, IOUTBP, IOUTBN,<br>AUXAP, AUXAN, AUXBP and AUXBN<br>referenced to AGND | -0.5 | +4.6 | V    |
| T <sub>stg</sub>         | storage temperature                 |   | -55  | +150 | °C   |
| T <sub>amb</sub>         | ambient temperature                 |   | -45  | +85  | °C   |
| Tj                       | junction temperature                |   | -    | 125  | °C   |
|                          |                                     |   |      |      |      |

## 8. Thermal characteristics

| Table 4.             | Thermal characteristics                     |            |                |      |
|----------------------|---|------------|----------------|------|
| Symbol               | Parameter                                   | Conditions | Тур            | Unit |
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient |            | <u>1</u> 19.8  | K/W  |
| R <sub>th(j-c)</sub> | thermal resistance from junction to case    |            | <u>[1]</u> 7.7 | K/W  |

[1] In compliance with JEDEC test board, in free air.

DAC1205D650 Product data sheet

## 9. Characteristics

#### Table 5. Characteristics

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 V$ ;  $V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 V$ ; AGND, DGND and GNDIO shorted together;  $T_{amb} = -40 \degree C$  to +85 °C; typical values measured at  $T_{amb} = 25 \degree C$ ;  $R_L = 50 \Omega$ ;  $I_{O(fs)} = 20 \text{ mA}$ ; maximum sample rate; PLL on unless otherwise specified.

| Symbol                   | Parameter                           | Conditions   | Test<br>[1] | Min | Тур  | Мах  | Unit |
|--------------------------|-------------------------------------|--|-------------|-----|------|------|------|
| V <sub>DD(IO)(3V3)</sub> | input/output supply voltage (3.3 V) |  | I           | 3.0 | 3.3  | 3.6  | V    |
| V <sub>DDA(3V3)</sub>    | analog supply voltage<br>(3.3 V)    |  | I           | 3.0 | 3.3  | 3.6  | V    |
| V <sub>DDA(1V8)</sub>    | analog supply voltage<br>(1.8 V)    |  | I           | 1.7 | 1.8  | 1.9  | V    |
| V <sub>DDD(1V8)</sub>    | digital supply voltage (1.8 V)      |  | I           | 1.7 | 1.8  | 1.9  | V    |
| I <sub>DD(IO)(3V3)</sub> | input/output supply current (3.3 V) | $f_o = 19 \text{ MHz}; f_s = 640 \text{ Msps};$<br>8× interpolation; NCO on        | I           | -   | 5    | 13   | mA   |
| I <sub>DDA(3V3)</sub>    | analog supply current (3.3 V)       | $f_o = 19 \text{ MHz}; f_s = 640 \text{ Msps};$<br>8× interpolation; NCO on        | I           | -   | 48   | 26   | mA   |
| I <sub>DDD(1V8)</sub>    | digital supply current (1.8 V)      | $f_o = 19 \text{ MHz}; f_s = 640 \text{ Msps};$<br>8× interpolation; NCO on        | I           | -   | 270  | 309  | mA   |
| I <sub>DDA(1V8)</sub>    | analog supply current<br>(1.8 V)    | $f_o = 19 \text{ MHz}; f_s = 640 \text{ Msps};$<br>8× interpolation; NCO on        | I           | -   | 330  | 358  | mA   |
| I <sub>DDD</sub>         | digital supply current              | for x / (sin x) function only  | I           | -   | 67   | -    | mA   |
| P <sub>tot</sub>         | total power<br>dissipation          |  | С           | -   | 0.53 | -    | W    |
|                          |                                     | $f_o = 19 \text{ MHz}; f_s = 320 \text{ Msps};$<br>4× interpolation; NCO off       | С           | -   | 0.82 | -    | W    |
|                          |                                     | $f_o = 19 \text{ MHz}; f_s = 320 \text{ Msps};$<br>4× interpolation; NCO on        | С           | -   | 0.94 | -    | W    |
|                          |                                     | $f_o = 19 \text{ MHz}; f_s = 640 \text{ Msps};$<br>8× interpolation; NCO off       | С           | -   | 0.95 | -    | W    |
|                          |                                     | $f_o$ = 19 MHz; $f_s$ = 640 Msps;<br>8× interpolation; NCO on; All V <sub>DD</sub> | I           | -   | 1.18 | 1.4  | W    |
|                          |                                     |  | С           | -   | 1.07 | -    | W    |
|                          |                                     | Power-down mode  |             |     |      |      |      |
|                          |                                     | full power-down; all $V_{\text{DD}}$   | I           | -   | 0.08 | 0.13 | W    |
|                          |                                     | DAC A and DAC B Sleep mode; $8 \times$ interpolation; NCO on                       | I           | -   | 0.88 | -    | W    |

### **NXP Semiconductors**

## DAC1205D650

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

#### Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together; } T_{amb} = -40 \text{ °C to} +85 \text{ °C}; typical values measured at } T_{amb} = 25 \text{ °C}; R_L = 50 \Omega; I_{O(fs)} = 20 \text{ mA}; \text{maximum sample rate; PLL on unless otherwise specified.}$ 

| speciliea.             |                                      |   |             |     |       |      |                          |                |
|------------------------|--------------------------------------|---|-------------|-----|-------|------|--------------------------|----------------|
| Symbol                 | Parameter                            | Conditions                                | Test<br>[1] |     | Min   | Тур  | Мах                      | Unit           |
| Clock inputs           | s (CLKP and CLKN) <sup>[2]</sup>     |   |             |     |       |      |                          |                |
| Vi                     | input voltage                        | CLKP; or CLKN $ V_{gpd}  < 50 \text{ mV}$ | С           | [3] | 825   | -    | 1575                     | mV             |
| V <sub>idth</sub>      | input differential threshold voltage | V <sub>gpd</sub>   < 50 mV                | С           | [3] | -100  | -    | +100                     | mV             |
| R <sub>i</sub>         | input resistance                     |   | D           |     | -     | 10   | -                        | MΩ             |
| C <sub>i</sub>         | input capacitance                    |   | D           |     | -     | 0.5  | -                        | pF             |
| Digital input          | s (I0 to I11, Q0 to Q11)             |   |             |     |       |      |                          |                |
| V <sub>IL</sub>        | LOW-level input voltage              |   | С           |     | GNDIO | -    | 1.0                      | V              |
| V <sub>IH</sub>        | HIGH-level input voltage             |   | С           |     | 2.3   | -    | V <sub>DD(IO)(3V3)</sub> | V              |
| IIL                    | LOW-level input<br>current           | V <sub>IL</sub> = 1.0 V                   | I           |     | -     | 40   | -                        | μΑ             |
| I <sub>IH</sub>        | HIGH-level input<br>current          | V <sub>IH</sub> = 2.3 V                   | I           |     | -     | 80   | -                        | μΑ             |
| Digital input          | s (SDO, SDIO, SCLK, S                | SCS_N and RESET_N)                        |             |     |       |      |                          |                |
| V <sub>IL</sub>        | LOW-level input voltage              |   | С           |     | GNDIO | -    | 1.0                      | V              |
| V <sub>IH</sub>        | HIGH-level input voltage             |   | С           |     | 2.3   | -    | V <sub>DD(IO)(3V3)</sub> | V              |
| IIL                    | LOW-level input<br>current           | V <sub>IL</sub> = 1.0 V                   | I           |     | -     | 20   | -                        | nA             |
| IIH                    | HIGH-level input<br>current          | V <sub>IH</sub> = 2.3 V                   | I           |     | -     | 20   | -                        | nA             |
| Analog outp            | outs (IOUTAP, IOUTAN,                | IOUTBP and IOUTBN)                        |             |     |       |      |                          |                |
| I <sub>O(fs)</sub>     | full-scale output                    | register value = 00h                      | С           |     | -     | 1.6  | -                        | mA             |
|                        | current                              | default register                          | С           |     | -     | 20   | -                        | mA             |
| Vo                     | output voltage                       | compliance range                          | С           |     | 1.8   | -    | V <sub>DDA(3V3)</sub>    | V              |
| R <sub>o</sub>         | output resistance                    |   | D           |     | -     | 250  | -                        | kΩ             |
| Co                     | output capacitance                   |   | D           |     | -     | 3    | -                        | pF             |
| N <sub>DAC(mono)</sub> | DAC monotonicity                     | guaranteed                                | D           |     | -     | 8    | -                        | bit            |
| ΔE <sub>O</sub>        | offset error variation               |   | С           |     | -     | 6    | -                        | ppm/°(         |
| $\Delta E_G$           | gain error variation                 |   | С           |     | -     | 18   | -                        | ppm/°0         |
| Reference v            | oltage output (GAPOU                 | T)  |             |     |       |      |                          |                |
| V <sub>O(ref)</sub>    | reference output<br>voltage          | T <sub>amb</sub> = 25 °C                  | Ι           |     | 1.2   | 1.25 | 1.29                     | V              |
| $\Delta V_{O(ref)}$    | reference output voltage variation   |   | С           |     | -     | 117  | -                        | ppm/° <b>(</b> |
| I <sub>O(ref)</sub>    | reference output<br>current          | external voltage 1.25 V                   | D           |     | -     | 40   | -                        | μA             |

### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

#### Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together; } T_{amb} = -40 \text{ °C to} +85 \text{ °C}; typical values measured at } T_{amb} = 25 \text{ °C}; R_L = 50 \Omega; I_{O(fs)} = 20 \text{ mA}; \text{ maximum sample rate; PLL on unless otherwise specified.}$ 

| Symbol                              | Parameter                          | Conditions Te   |                | Min | Тур   | Max                     | Unit           |
|-------------------------------------|------------------------------------|---|----------------|-----|-------|-------------------------|----------------|
| Analog auxili                       | ary outputs (AUXAP,                | AUXAN, AUXBP and AUXBN)   |                |     |       |                         |                |
| I <sub>O(aux)</sub>                 | auxiliary output current           | differential outputs  | I              | -   | 2.2   | -                       | mA             |
| V <sub>O(aux)</sub>                 | auxiliary output<br>voltage        | compliance range  | С              | 0   | -     | 2                       | V              |
| N <sub>DAC(aux)</sub> mono          | auxiliary DAC<br>monotonicity      | guaranteed  | D              | -   | 10    | -                       | bit            |
| Input timing                        | (see <mark>Figure 10</mark> )      |   |                |     |       |                         |                |
| f <sub>data</sub>                   | data rate                          | Dual-port mode input  | С              | -   | -     | 160                     | MHz            |
| t <sub>w(CLK)</sub>                 | CLK pulse width                    |   | С              | 1.5 | -     | T <sub>data</sub> – 1.5 | ns             |
| t <sub>h(i)</sub>                   | input hold time                    |   | С              | 1.1 | -     | -                       | ns             |
| t <sub>su(i)</sub><br>Output timing | input set-up time                  |   | С              | 1.1 | -     | -                       | ns             |
| f <sub>s</sub>                      | sampling frequency                 |   | С              | -   | -     | 650                     | Msps           |
| t <sub>s</sub>                      | settling time                      | to ±0.5 LSB   | D              | -   | 20    | -                       | ns .           |
|                                     | cy range; f <sub>s</sub> = 640 Ms  |   |                |     |       |                         |                |
| f <sub>NCO</sub>                    | NCO frequency                      | register value = 00000000h  | D              | -   | 0     | -                       | MHz            |
|                                     |                                    | register value = FFFFFFFFh  | D              | -   | 640   | -                       | MHz            |
| f <sub>step</sub>                   | step frequency                     |   | D              | -   | 0.149 | -                       | Hz             |
|                                     | ICO frequency range;               | f <sub>DAC</sub> = 640 MHz  |                |     |       |                         |                |
| f <sub>NCO</sub>                    | NCO frequency                      | register value = 00000000h  | D              | -   | 0     | -                       | MHz            |
|                                     |                                    | register value = F8000000h  | D              | -   | 620   | -                       | MHz            |
| f <sub>step</sub>                   | step frequency                     |   | D              | -   | 20    | -                       | MHz            |
| Dynamic per                         | formance; PLL on                   |   |                |     |       |                         |                |
| SFDR                                | spurious-free<br>dynamic range     | $      f_{data} = 80 \text{ MHz}; \  f_s = 320 \text{ Msps}; \\       B = f_{data} \  / \  2; \  f_o = 35 \text{ MHz} \text{ at } 0 \text{ dBFS} $      | С              | -   | 84    | -                       | dBc            |
|                                     |                                    | $f_{data} = 80 \text{ MHz}; f_s = 640 \text{ Msps};$<br>B = f <sub>data</sub> / 2   |                |     |       |                         |                |
|                                     |                                    | $f_o = 4 \text{ MHz} \text{ at } 0 \text{ dBFS}$  | I              | -   | 76    | -                       | dBc            |
|                                     |                                    | $f_o = 19 \text{ MHz} \text{ at } 0 \text{ dBFS}$   | I              | -   | 76    | -                       | dBc            |
|                                     |                                    | $      f_{data} = 160 \text{ MHz}; \      f_s = 640 \text{ Msps}; \\       B = f_{data}  /  2; \      f_o = 70 \text{ MHz} \text{ at } 0 \text{ dBFS} $ | С              | -   | 83    | -                       | dBc            |
| SFDR <sub>RBW</sub>                 | restricted bandwidth spurious-free | $f_s = 640 \text{ Msps}; f_o = 96 \text{ MHz at}$<br>0 dBFS; B = 30 kHz   |                |     |       |                         |                |
|                                     | dynamic range                      | $2.51~MHz \leq f_{offset} \leq 2.71~MHz$  | I              | -   | -91   | -84                     | dBc            |
|                                     |                                    | $2.71~MHz \leq f_{offset} \leq 3.51~MHz$  | I              | -   | -92   | -                       | dBc            |
|                                     |                                    | $3.51~MHz \leq f_{offset} \leq 4~MHz$   | I              | -   | -93   | -85                     | dBc            |
|                                     |                                    | $f_s = 640 \text{ Msps}; f_o = 96 \text{ MHz at}$<br>0 dBFS; B = 1 MHz  |                |     |       |                         |                |
|                                     |                                    | $4 \text{ MHz} \leq f_{offset} \leq 40 \text{ MHz}$   | I              | -   | -84   | -65                     | dBc            |
| 0AC1205D650                         |                                    | All information provided in this document is subject to lega  | I disclaimers. |     |       | © NXP B.V. 2010.        | All rights res |
| Product data sl                     | heet                               | Rev. 2 — 13 September 201   | 0              |     |       |                         | 11 of          |

### **NXP Semiconductors**

# DAC1205D650

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

#### Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(1O)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together; } T_{amb} = -40 \text{ °C to} +85 \text{ °C}; typical values measured at } T_{amb} = 25 \text{ °C}; R_L = 50 \Omega; I_{O(fs)} = 20 \text{ mA}; maximum sample rate; PLL on unless otherwise specified.}$ 

| Symbol | Parameter                       | Conditions  | Test<br>[1] |            | Min | Тур  | Max | Unit   |
|--------|---------------------------------|---|-------------|------------|-----|------|-----|--------|
| IMD3   | third-order<br>intermodulation  | $f_{o1}$ = 49 MHz; $f_{o2}$ = 51 MHz;<br>$f_s$ = 320 Msps; 4× interpolation                                     | С           | <u>[4]</u> | -   | 82   | -   | dBc    |
|        | distortion                      | $f_{o1}$ = 95 MHz; $f_{o2}$ = 97 MHz;<br>$f_s$ = 320 Msps; 4× interpolation                                     | С           | <u>[4]</u> | -   | 80   | -   | dBc    |
|        |                                 | $f_{o1} = 95 \text{ MHz}; f_{o2} = 97 \text{ MHz};$<br>$f_s = 640 \text{ Msps}; 8 \times \text{ interpolation}$ | I           | <u>[4]</u> | 66  | 79   | -   | dBc    |
|        |                                 | $f_{o1}$ = 152 MHz; $f_{o2}$ = 154 MHz;<br>$f_s$ = 640 Msps; 8× interpolation                                   | С           | <u>[4]</u> | -   | 77   | -   | dBc    |
| ACPR   | adjacent channel<br>power ratio | $f_{data}$ = 76.8 MHz; $f_s$ = 614.4 Msps;<br>$f_o$ = 96 MHz  |             |            |     |      |     |        |
|        |                                 | 1 carrier; B = 5 MHz  | I           |            | -   | 70   | -   | dB     |
|        |                                 | 2 carriers; B = 10 MHz  | С           |            | -   | 68   | -   | dB     |
|        |                                 | 4 carriers; B = 20 MHz  | С           |            | -   | 67   | -   | dB     |
|        |                                 | $f_{data}$ = 153.6 MHz; $f_s$ = 614.4 Msps;<br>$f_o$ = 115.2 MHz  |             |            |     |      |     |        |
|        |                                 | 1 carrier; B = 5 MHz  | С           |            | -   | 70   | -   | dB     |
|        |                                 | 2 carriers; B = 10 MHz  | С           |            | -   | 68   | -   | dB     |
|        |                                 | 4 carriers; B = 20 MHz  | С           |            | -   | 66   | -   | dB     |
|        |                                 | $f_{data}$ = 153.6 MHz; $f_s$ = 614.4 Msps;<br>$f_o$ = 153.6 MHz  |             |            |     |      |     |        |
|        |                                 | 1 carrier; B = 5 MHz  | С           |            | -   | 68   | -   | dB     |
|        |                                 | 2 carriers; B = 10 MHz  | С           |            | -   | 66   | -   | dB     |
|        |                                 | 4 carriers; B = 20 MHz  | С           |            | -   | 65   | -   | dB     |
| NSD    | noise spectral density          | $f_s = 640 \text{ Msps}; 8 \times \text{ interpolation}; f_o = 19 \text{ MHz at } 0 \text{ dBFS}$               |             |            |     |      |     |        |
|        |                                 | noise shaper disabled   | С           |            | -   | -149 | -   | dBm/Hz |
|        |                                 | noise shaper enabled  | С           |            | -   | -150 | -   | dBm/Hz |

[1] D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.

[2] CLKP and CLKN inputs are at differential LVDS levels. An external differential resistor with a value of between 80  $\Omega$  and 120  $\Omega$  should be connected across the pins (see Figure 8).

[3] |V<sub>gpd</sub>| represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground.

[4] IMD3 rejection with -6 dBFS/tone.

## **10.** Application information

### 10.1 General description

The DAC1205D650 is a dual 12-bit DAC operating at up to 650 Msps. Each DAC consists of a segmented architecture, comprising a 6-bit thermometer sub-DAC and an 6-bit binary weighted sub-DAC.

With an input data rate of up to 160 MHz, and a maximum output sampling rate of 650 Msps, the DAC1205D650 allows more flexibility for wide bandwidth and multi-carrier systems. Combined with its quadrature modulator and its 32-bit NCO, the DAC1205D650 simplifies the frequency selection of the system. This is also possible because of the  $2\times$ .  $4 \times$  and  $8 \times$  interpolation filters that remove undesired images.

Two modes are available for the digital input. In the Dual-port mode, each DAC uses its own data input line. In Interleaved mode, both DACs use the same data input line.

Each DAC generates two complementary current outputs on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN. This provides a full-scale output current (IO(fs)) up to 20 mA. An internal reference is available for the reference current which is externally adjustable using pin VIRES.

There are embedded features which provide analog offset correction (internal auxiliary DACs), digital offset control and gain adjustment. All the functions can be set using a SPI.

The DAC1205D650 operates at both 3.3 V and 1.8 V using separate digital and analog power supplies. The digital input is 3.3 V compliant and the clock input is LVDS compliant.

### 10.2 Serial interface (SPI)

### 10.2.1 Protocol description

The DAC1205D650 serial interface is a synchronous serial communication port allowing easy interfacing with many industry microprocessors. It provides access to the registers that define the operating modes of the chip in both write and read modes.


This interface can be configured as a 3-wire type (SDIO as bidirectional pin) or a 4-wire type (SDIO and SDO as unidirectional pin, input and output port respectively). In both configurations, SCLK acts as the serial clock, and SCS N acts as the serial chip select bar.

Each read/write operation is sequenced by the SCS\_N signal and enabled by a LOW assertion to drive the chip with between 2 to 5 bytes, depending on the content of the instruction byte (see Table 7).

### **NXP Semiconductors**

## DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating



| Table 6. | Read or Write mode access description |
|----------|---------------------------------------|
| R/W      | Description                           |
| 0        | Write mode operation                  |
| 1        | Read mode operation                   |

In Table 7 N1 and N0 indicate the number of bytes transferred after the instruction byte.


| Table 7. | Number | of h | vtoo to | be transforred |
|----------|--------|------|---------|----------------|
|          | number |      | yles lu | be transferred |

| N1 | NO | Number of bytes     |
|----|----|---------------------|
| 0  | 0  | 1 byte transferred  |
| 0  | 1  | 2 bytes transferred |
| 1  | 0  | 3 bytes transferred |
| 1  | 1  | 4 bytes transferred |

A0 to A4: indicates which register is being addressed. In the case of a multiple transfer, this address concerns the first register after which the next registers follow directly in decreasing order according to Table 9 "Register allocation map".

#### 10.2.2 SPI timing description

The SPI interface can operate at a frequency of up to 15 MHz. The SPI timing is shown in Figure 4.



#### Dual 12-bit DAC, up to 650 Msps; $2 \times 4 \times$ and $8 \times$ interpolating

The SPI timing characteristics are given in Table 8.

#### Table 8.SPI timing characteristics

|                         | -                   |     |     |     |      |
|-------------------------|---------------------|-----|-----|-----|------|
| Symbol                  | Parameter           | Min | Тур | Max | Unit |
| f <sub>SCLK</sub>       | SCLK frequency      | -   | -   | 15  | MHz  |
| t <sub>w(SCLK)</sub>    | SCLK pulse width    | 30  | -   | -   | ns   |
| t <sub>su(SCS_N)</sub>  | SCS_N set-up time   | 20  | -   | -   | ns   |
| t <sub>h(SCS_N)</sub>   | SCS_N hold time     | 20  | -   | -   | ns   |
| t <sub>su(SDIO)</sub>   | SDIO set-up time    | 10  | -   | -   | ns   |
| t <sub>h(SDIO)</sub>    | SDIO hold time      | 5   | -   | -   | ns   |
| t <sub>w(RESET_N)</sub> | RESET_N pulse width | 30  | -   | -   | ns   |
|                         |                     |     |     |     |      |

### 10.2.3 Detailed descriptions of registers

An overview of the details for all registers is provided in Table 9.

| X    |
|------|
| Ð    |
| Sen  |
| nic  |
| bnd  |
| luc  |
| tors |
|      |

Dual 12-bit DAC, up to 650 Msps;  $2\times$   $4\times$  and  $8\times$  interpolating DAC1205D650

| A  | ddre         | ss Register name | R/W   | Bit definition  |                 |                 |       |              |             |               |                 | Default  |     |     |
|----|--------------|------------------|-------|-----------------|-----------------|-----------------|-------|--------------|-------------|---------------|-----------------|----------|-----|-----|
|    |              |                  |       | b7              | b6              | b5              | b4    | b3           | b2          | b1            | b0              | Bin      | Hex | Dec |
| 0  | 00           | h COMMon         | R/W   | 3W_SPI          | SPI_RST         | CLK_SEL         | -     | MODE_<br>SEL | CODING      | IC_PD         | GAP_PD          | 10000000 | 80  | 128 |
| 1  | 01           | h TXCFG          | R/W   | NCO_ON          | NCO_LP_<br>SEL  | INV_SIN_<br>SEL |       | MODULATIO    | N[2:0]      | INTERPOL      | ATION[1:0]      | 10000111 | 87  | 135 |
| 2  | 02           | h PLLCFG         | R/W   | PLL_PD          | -               | PLL_DIV_<br>PD  | PLI   | _DIV[1:0]    | PLL_PH      | ASE[1:0]      | PLL_POL         | 00010000 | 10  | 16  |
| 3  | 03           | h FREQNCO_LSB    | R/W   |                 |                 |                 | FREQ  | _NCO[7:0]    |             |               |                 | 01100110 | 66  | 102 |
| 4  | 04           | h FREQNCO_LISB   | R/W   |                 |                 |                 | FREQ_ | _NCO[15:8]   |             |               |                 | 01100110 | 66  | 102 |
| 5  | 05           | h FREQNCO_UISB   | R/W   |                 |                 |                 | FREQ_ | NCO[23:16]   |             |               |                 | 01100110 | 66  | 102 |
| 6  | 06           | h FREQNCO_MSB    | R/W   |                 |                 |                 | FREQ_ | NCO[31:24]   |             |               |                 | 00100110 | 26  | 38  |
| 7  | 07           | h PHINCO_LSB     | R/W   |                 |                 |                 | PH_   | NCO[7:0]     |             |               |                 | 00000000 | 00  | 0   |
| 8  | 08           | h PHINCO_MSB     | R/W   |                 |                 |                 | PH_N  | NCO[15:8]    |             |               |                 | 00000000 | 00  | 0   |
| 9  | 09           | h DAC_A_Cfg_1    | R/W   | DAC_A_PD        | DAC_A_<br>SLEEP |                 | C     | AC_A_OFFS    | SET[4:0]    |               | -               | 00000000 | 00  | 0   |
| 1( | 0 04         | h DAC_A_Cfg_2    | R/W   | DAC_A_<br>COARS |                 |                 |       | DAC_A_C      | GAIN_FINE[5 | :0]           |                 | 01000000 | 40  | 64  |
| 11 | 1 OE         | Bh DAC_A_Cfg_3   | R/W   | DAC_A_<br>COARS |                 |                 |       | DAC_A_       | OFFSET[10:  | 5]            |                 | 11000000 | C0  | 192 |
| 12 | 2 00         | Ch DAC_B_Cfg_1   | R/W   | DAC_B_PD        | DAC_B_<br>SLEEP |                 | C     | AC_B_OFFS    | SET[4:0]    |               | -               | 00000000 | 00  | 0   |
| 13 | 3 00         | Dh DAC_B_Cfg_2   | R/W   | DAC_B_<br>COARS |                 |                 |       | DAC_B_C      | GAIN_FINE[5 | :0]           |                 | 01000000 | 40  | 64  |
| 14 | 4 OE         | h DAC_B_Cfg_3    | R/W   | DAC_B_<br>COARS |                 |                 |       | DAC_B_       | OFFSET[10:  | 5]            |                 | 11000000 | C0  | 192 |
| 15 | 5 OF         | h DAC_Cfg        | R/W   |                 |                 | -               |       |              |             | MINUS_<br>3DB | NOISE_<br>SHPER | 11000000 | C0  | 0   |
|    |              |                  |       |                 |                 |                 |       |              |             |               |                 |          |     |     |
| 26 | 6 1 <i>4</i> | h DAC_A_Aux_MSE  | 3 R/W |                 |                 |                 | AU    | X_A[9:2]     |             |               |                 | 10000000 | 80  | 128 |
| 27 | 7 1E         | Bh DAC_A_Aux_LSB | R/W   | AUX_A_PD        |                 |                 | -     |              |             | AUX_          | _A[1:0]         | 00000000 | 00  | 0   |
| 28 | 8 10         | Ch DAC_B_Aux_MSE | 3 R/W |                 |                 |                 | AU    | X_B[9:2]     |             |               |                 | 10000000 | 80  | 128 |
| 29 | 9 10         | h DAC_B_Aux_LSB  | R/W   | AUX_B_PD        |                 |                 | -     |              |             | AUX           | B[1:0]          | 00000000 | 00  | 0   |

DAC1205D650 Product data sheet

All information provided in this document is subject to legal disclaimers Rev. 2 — 13 September 2010

© NXP B.V. 2010. All rights reserved. 16 of 43

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

### 10.2.4 Registers detailed description

Please refer to <u>Table 9</u> for a register overview and their default values. In the following tables, all the values highlighted are the default values.

Table 10.COMMon register (address 00h) bit descriptionDefault settings are shown highlighted.

| Bit | Symbol   | Access | Value | Description  |
|-----|----------|--------|-------|--|
| 7   | 3W_SPI   | R/W    |       | serial interface bus type                                      |
|     |          |        | 0     | 4 wire SPI   |
|     |          |        | 1     | 3 wire SPI   |
| 6   | SPI_RST  | R/W    | •     | serial interface reset   |
| U   |          | 10,11  | 0     | no reset   |
|     |          |        | 1     | performs a reset on all registers except 00h                   |
| 5   |          | R/W    | 1     |  |
| 5   | CLK_SEL  | R/W    |       | data input latch   |
|     |          |        | 0     | at CLK rising edge   |
|     |          |        | 1     | at CLK falling edge  |
| 3   | MODE_SEL | R/W    |       | input data mode  |
|     |          |        | 0     | dual-port  |
|     |          |        | 1     | interleaved  |
| 2   | CODING   | R/W    |       | coding   |
|     |          |        | 0     | binary   |
|     |          |        | 1     | two's compliment   |
| 1   | IC_PD    | R/W    |       | power-down   |
|     |          |        | 0     | disabled   |
|     |          |        | 1     | all circuits (digital and analog, except SPI) are switched off |
| 0   | GAP_PD   | R/W    |       | internal bandgap power-down                                    |
|     |          |        | 0     | power-down disabled  |
|     |          |        | 1     | internal bandgap references are switched off                   |

## Table 11. TXCFG register (address 01h) bit description Default settings are shown highlighted.

| Bit | Symbol      | Access | Value | Description   |
|-----|-------------|--------|-------|---|
| 7   | NCO_ON      | R/W    |       | NCO   |
|     |             |        | 0     | disabled (the NCO phase is reset to 0°)   |
|     |             |        | 1     | enabled   |
| 6   | NCO_LP_SEL  | R/W    |       | low-power NCO   |
|     |             |        | 0     | disabled  |
|     |             |        | 1     | NCO frequency and phase given by the five<br>MSBs of the registers 06h and 08h respectively |
| 5   | INV_SIN_SEL | R/W    |       | x / (sin x) function  |
|     |             |        | 0     | disabled  |
|     |             |        | 1     | enabled   |

Product data sheet

### Dual 12-bit DAC, up to 650 Msps; $2 \times 4 \times$ and $8 \times$ interpolating

## Table 11. TXCFG register (address 01h) bit description ...continued Default settings are shown highlighted.

| Bit    | Symbol          | Access | Value | Description                                     |
|--------|-----------------|--------|-------|---|
| 4 to 2 | MODULATION[2:0] | R/W    |       | modulation                                      |
|        |                 |        | 000   | dual DAC: no modulation                         |
|        |                 |        | 001   | positive upper single sideband<br>up-conversion |
|        |                 |        | 010   | positive lower single sideband up-conversion    |
|        |                 |        | 011   | negative upper single sideband up-conversion    |
|        |                 |        | 100   | negative lower single sideband up-conversion    |
| 1 to 0 | INTERPOLATION   | R/W    |       | interpolation                                   |
|        | [1:0]           |        | 01    | 2×  |
|        |                 |        | 10    | 4×  |
|        |                 |        | 11    | <b>8</b> ×                                      |

# Table 12.PLLCFG register (address 02h) bit descriptionDefault settings are shown highlighted.

| Bit    | Symbol         | Access | Value | Description                       |
|--------|----------------|--------|-------|-----------------------------------|
| 7      | PLL_PD         | R/W    |       | PLL                               |
|        |                |        | 0     | switched on                       |
|        |                |        | 1     | switched off                      |
| 5      | PLL_DIV_PD     | R/W    |       | PLL divider                       |
|        |                |        | 0     | switched on                       |
|        |                |        | 1     | switched off                      |
| 4 to 3 | PLL_DIV[1:0]   | R/W    |       | PLL divider factor                |
|        |                |        | 00    | $f_s = 2 \times f_{clk}$          |
|        |                |        | 01    | $f_s = 4 \times f_{clk}$          |
|        |                |        | 10    | $f_s = 8 \times f_{clk}$          |
| 2 to 1 | PLL_PHASE[1:0] | R/W    |       | PLL phase shift of f <sub>s</sub> |
|        |                |        | 00    | 0°                                |
|        |                |        | 01    | 120°                              |
|        |                |        | 10    | 240°                              |
| 0      | PLL_POL        | R/W    |       | DAC clock edge (f <sub>s</sub> )  |
|        |                |        | 0     | normal                            |
|        |                |        | 1     | inverted                          |

#### Table 13. FREQNCO\_LSB register (address 03h) bit description

| Bit    | Symbol        | Access | Value | Description                                |
|--------|---------------|--------|-------|--|
| 7 to 0 | FREQ_NCO[7:0] | R/W    | -     | lower 8 bits for the NCO frequency setting |

| Table 14.         FREQNCO_LISB register (address 04h) bit description |  |
|---|--|
|---|--|

| Bit    | Symbol         | Access | Value | Description   |
|--------|----------------|--------|-------|---|
| 7 to 0 | FREQ_NCO[15:8] | R/W    | -     | lower intermediate 8 bits for the NCO frequency setting |

DAC1205D650

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

#### Table 15. FREQNCO\_UISB register (address 05h) bit description

| Bit   | Symbol  | Access   | Value          | Description  |
|---|---|--|----------------|--|
| 7 to 0  | FREQ_NCO[23:16]   | R/W  | -              | upper intermediate 8 bits for the NCO frequency setting  |
|   |   |  |                |  |
| Table 1   | 6. FREQNCO_MSB r  | egister (ad  | dress (        | 06h) bit description   |
| Bit   | Symbol  | Access   | Value          | Description  |
| 7 to 0  | FREQ_NCO[31:24]   | R/W  | -              | most significant 8 bits for the NCO frequency setting  |
| Table 1   | 7. PHINCO_LSB regi  | ister (addro   | ess 07h        | ) bit description  |
| Bit   | Symbol  | Access   | Value          | Description  |
| 7 to 0  | PH_NCO[7:0]   | R/W  | -              | lower 8 bits for the NCO phase setting   |
| Table 1<br>Bit                                  | 8. PHINCO_MSB reg<br>Symbol   | •  |                | n) bit description<br>Description  |
| Bit   | Symbol  | Access \   | /alue          | Description  |
| Bit<br>7 to 0<br>Table 1                        | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg  | Access N<br>R/W -  | /alue          | Description<br>most significant 8 bits for the NCO phase setting   |
| Bit<br>7 to 0<br>Table 1<br>Default             | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high                       | Access N<br>R/W -<br>jister (addu<br>lighted.                  | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description   |
| Bit<br>7 to 0<br>Table 1                        | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high<br>Symbol             | Access N<br>R/W -<br>jister (addu<br>lighted.                  | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description<br>Description                                  |
| Bit<br>7 to 0<br>Table 1<br>Default<br>Bit      | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high                       | Access A<br>R/W -<br>jister (addu<br>hlighted.<br>Access       | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description   |
| Bit<br>7 to 0<br>Table 1<br>Default<br>Bit      | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high<br>Symbol             | Access A<br>R/W -<br>jister (addu<br>hlighted.<br>Access       | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description<br>Description<br>DAC A power                   |
| Bit<br>7 to 0<br>Table 1<br>Default<br>Bit      | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high<br>Symbol             | Access A<br>R/W -<br>jister (addu<br>hlighted.<br>Access       | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description<br>Description<br>DAC A power<br>on             |
| Bit<br>7 to 0<br>Table 1<br>Default<br>Bit<br>7 | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high<br>Symbol<br>DAC_A_PD | Access N<br>R/W -<br>nister (addr<br>highted.<br>Access<br>R/W | /alue          | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description<br>Description<br>DAC A power<br>on<br>off      |
| Bit<br>7 to 0<br>Table 1<br>Default<br>Bit<br>7 | Symbol<br>PH_NCO[15:8]<br>9. DAC_A_Cfg_1 reg<br>settings are shown high<br>Symbol<br>DAC_A_PD | Access N<br>R/W -<br>nister (addr<br>highted.<br>Access<br>R/W | Value<br>Value | Description<br>most significant 8 bits for the NCO phase setting<br>h) bit description<br>DAC A power<br>on<br>off<br>DAC A Sleep mode |

#### Table 20. DAC\_A\_Cfg\_2 register (address 0Ah) bit description

| Bit    | Symbol                     | Access | Value | Description   |
|--------|----------------------------|--------|-------|---|
| 7 to 6 | DAC_A_GAIN_COARSE[1:0<br>] | R/W    | -     | least significant 2 bits for the DAC A gain setting for coarse adjustment |
| 5 to 0 | DAC_A_GAIN_FINE[5:0]       | R/W    | -     | the 6 bits for the DAC A gain fine adjustment setting                     |

#### Table 21. DAC\_A\_Cfg\_3 register (address 0Bh) bit description

| Bit    | Symbol                     | Access | Value | Description  |
|--------|----------------------------|--------|-------|--|
| 7 to 6 | DAC_A_GAIN_COARSE[3:2<br>] | R/W    | -     | most significant 2 bits for the DAC A gain setting for coarse adjustment |
| 5 to 0 | DAC_A_OFFSET[10:5]         | R/W    | -     | most significant 6 bits for the DAC A offset                             |

DAC1205D650 Product data sheet

### Dual 12-bit DAC, up to 650 Msps; $2 \times 4 \times$ and $8 \times$ interpolating

# Table 22. DAC\_B\_Cfg\_1 register (address 0Ch) bit description Default settings are shown highlighted.

|        | J                 |        |       |                                   |
|--------|-------------------|--------|-------|-----------------------------------|
| Bit    | Symbol            | Access | Value | Description                       |
| 7      | DAC_B_PD          | R/W    |       | DAC B power                       |
|        |                   |        | 0     | on                                |
|        |                   |        | 1     | off                               |
| 6      | DAC_B_SLEEP       | R/W    |       | DAC B Sleep mode                  |
|        |                   |        | 0     | disabled                          |
|        |                   |        | 1     | enabled                           |
| 5 to 1 | DAC_B_OFFSET[4:0] | R/W    |       | lower 5 bits for the DAC B offset |

#### Table 23. DAC\_B\_Cfg\_2 register (address 0Dh) bit description

| Bit    | Symbol                     | Access | Value | Description  |
|--------|----------------------------|--------|-------|--|
| 7 to 6 | DAC_B_GAIN_COARSE[1:0<br>] | R/W    | -     | less significant 2 bits for the DAC B gain setting for coarse adjustment |
| 5 to 0 | DAC_B_GAIN_FINE[5:0]       | R/W    | -     | the 6 bits for the DAC B gain setting for<br>fine adjustment             |

#### Table 24. DAC\_B\_Cfg\_3 register (address 0Eh) bit description

| <u> </u> |                            |        |       |  |
|----------|----------------------------|--------|-------|--|
| Bit      | Symbol                     | Access | Value | Description  |
| 7 to 6   | DAC_B_GAIN_COARSE[3:2<br>] | R/W    | -     | most significant 2 bits for the DAC B gain setting for coarse adjustment |
| 5 to 0   | DAC_B_OFFSET[10:5]         | R/W    | -     | most significant 6 bits for the DAC B offset                             |

#### Table 25. DAC\_Cfg register (address 0Fh) bit description

Default settings are shown highlighted.

| Bit | Symbol      | Access | Value | Description  |
|-----|-------------|--------|-------|--------------|
| 1   | MINUS_3DB   | R/W    |       | NCO gain     |
|     |             |        | 0     | unity        |
|     |             |        | 1     | –3 dB        |
| 0   | NOISE_SHPER | R/W    |       | noise shaper |
|     |             |        | 0     | disabled     |
|     |             |        | 1     | enabled      |

#### Table 26. DAC\_A\_Aux\_MSB register (address 1Ah) bit description

| Bit    | Symbol     | Access \ | Value | Description                                     |
|--------|------------|----------|-------|---|
| 7 to 0 | AUX_A[9:2] | R/W -    | -     | most significant 8 bits for the auxiliary DAC A |

## Table 27. DAC\_A\_Aux\_LSB register (address 1Bh) bit description Default settings are shown highlighted.

| Bit    | Symbol                             | Access                                      | Value | Description                          |
|--------|------------------------------------|---|-------|--------------------------------------|
| 7      | AUX_A_PD                           | R/W   |       | auxiliary DAC A power                |
|        |                                    |   | 0     | on                                   |
|        |                                    |   | 1     | off                                  |
| 1 to 0 | AUX_A[1:0]                         | R/W   |       | lower 2 bits for the auxiliary DAC A |
|        | All information provided in this d | mers. © NXP B.V. 2010. All rights reserved. |       |                                      |

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

| Table 28. | DAC_B_Aux | _MSB register | (address ' | 1Ch) bit description |  |
|-----------|-----------|---------------|------------|----------------------|--|
|-----------|-----------|---------------|------------|----------------------|--|

| Bit    | Symbol     | Access | Value | Description                                     |
|--------|------------|--------|-------|---|
| 7 to 0 | AUX_B[9:2] | R/W    | -     | most significant 8 bits for the auxiliary DAC B |

 Table 29.
 DAC\_B\_Aux\_LSB register (address 1Dh) bit description

 Default settings are shown highlighted.

| Bit    | Symbol     | Access | Value | Description                          |
|--------|------------|--------|-------|--------------------------------------|
| 7      | AUX_B_PD   | R/W    |       | auxiliary DAC B power                |
|        |            |        | 0     | on                                   |
|        |            |        | 1     | off                                  |
| 1 to 0 | AUX_B[1:0] | R/W    |       | lower 2 bits for the auxiliary DAC B |

### 10.3 Input data


The setting applied to MODE\_SEL (register 00h[3]; see <u>Table 10 on page 17</u>) defines whether the DAC1205D650 operates in the Dual-port mode or in the Interleaved mode (see <u>Table 30</u>).

#### Table 30.Mode selection

| Bit 3 setting | Function                    | l11 to l0 | Q11 to Q0 |
|---------------|-----------------------------|-----------|-----------|
| 0             | Dual-port mode, pin Q11     | active    | active    |
| 1             | Interleaved mode, pin SELIQ | active    | off       |

#### 10.3.1 Dual-port mode


The data input for Dual-port mode operation is shown in <u>Figure 5 "Dual-port mode"</u>. Each DAC has its own independent data input. The data enters the input latch on the rising edge of the internal clock signal and is transferred to the DAC latch.



#### 10.3.2 Interleaved mode


The data input for Interleaved mode operation is shown in Figure 6 "Interleaved mode operation".

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating



In the Interleaved mode, both DACs use the same data input at twice the Dual-port mode frequency. Data enters the latch on the rising edge of the internal clock signal. The data is sent to either latch I or latch Q, depending on the SELIQ signal; see Figure 7.

The SELIQ input (pin 41) allows the synchronization of the internally de-multiplexed I and Q channels; see <u>Figure 7 "Interleaved mode timing (8¥ interpolation, latch on rising edge)"</u>.




SELIQ can be either a synchronous or asynchronous (single rising edge, single pulse) signal. The first data bits following the SELIQ rising edge are sent in channel I and following data bits are sent in channel Q. After this, the data is distributed alternately between both channels.

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

### 10.4 Input clock

The DAC1205D650 can operate with a clock frequency of 160 MHz in the Dual-port mode and up to 320 MHz in the Interleaved mode. The input clock is LVDS (see <u>Figure 8</u>) but it can also be interfaced with CML (see <u>Figure 9</u>).







Fig 8. LVDS clock configuration

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

### 10.5 Timing

The DAC1205D650 can operate at an update rate ( $f_s$ ) of up to 650 Msps and with an input data rate ( $f_{data}$ ) of up to 160 MHz. The input timing is shown in Figure 10 "Input timing diagram".



The typical performances are measured at 50 % duty cycle but any timing within the limits of the characteristics will not alter the performance.

In <u>Table 31 "Frequencies"</u>, the links between internal and external clocking are defined. The setting applied to PLL\_DIV[1:0] (register 02h[4:3]; see <u>Table 12 "PLLCFG register</u> (address 02h) bit description") allows the frequency between the digital part and the DAC core to be adjusted.

#### Table 31.Frequencies

| Mode        | CLK input<br>(MHz) | Input data rate<br>(MHz) | Interpolation | Update rate<br>(Msps) | PLL_DIV[1:0] |
|-------------|--------------------|--------------------------|---------------|-----------------------|--------------|
| Dual-port   | 160                | 160                      | <b>2</b> ×    | 320                   | 01 (/4)      |
| Dual-port   | 160                | 160                      | <b>4</b> ×    | 640                   | 01 (/4)      |
| Dual-port   | 80                 | 80                       | <b>8</b> ×    | 640                   | 10 (/8)      |
| Interleaved | 320                | 320                      | <b>2</b> ×    | 320                   | 00 (/2)      |
| Interleaved | 320                | 320                      | <b>4</b> ×    | 640                   | 00 (/2)      |
| Interleaved | 160                | 160                      | <b>8</b> ×    | 640                   | 01 (/4)      |

The settings applied to PLL\_PHASE[1:0] (register 02h[2:1]) and PLL\_POL (register 02h[0]), allows adjustment of the phase and polarity of the sampling clock. This occurs at the input of the DAC core and depends mainly on the sampling frequency. Some examples are given in <u>Table 32 "Sample clock phase and polarity examples</u>".

#### Table 32. Sample clock phase and polarity examples

| Mode   | Input data rate<br>(MHz) | Interpolation        | Update rate<br>(Msps)    | PLL_PHASE<br>[1:0]   | PLL_POL |
|--|--------------------------|----------------------|--------------------------|----------------------|---------|
| Dual-port  | 80                       | <b>2</b> ×           | 160                      | 01                   | 1       |
| Dual-port  | 80                       | <b>4</b> ×           | 320                      | 01                   | 0       |
| Dual-port  | 80                       | <b>8</b> ×           | 640                      | 01                   | 1       |
| Interleaved  | 160                      | <b>2</b> ×           | 160                      | 01                   | 1       |
| Interleaved  | 160                      | <b>4</b> ×           | 320                      | 01                   | 0       |
| Interleaved  | 160                      | <b>8</b> ×           | 640                      | 01                   | 1       |
| Dual-port<br>Dual-port<br>Interleaved<br>Interleaved | 80<br>80<br>160<br>160   | 4×<br>8×<br>2×<br>4× | 320<br>640<br>160<br>320 | 01<br>01<br>01<br>01 | 1<br>1  |

### 10.6 FIR filters

The DAC1205D650 integrates three selectable Finite Impulse Response (FIR) filters which enable the device to use interpolation rates of  $2\times$ ,  $4\times$  or  $8\times$ .

All three interpolation filters have a stop-band attenuation of at least 80 dBc and a pass-band ripple of less than 0.0005 dB.

The coefficients of the interpolation filters are given in <u>Table 33 "Interpolation filter</u> <u>coefficients</u>".

| First inte | rpolation f | ilter <mark>[1]</mark> | Second i | nterpolatio | on filter <mark>[1]</mark> | Third inte | erpolation | filter <mark>[1]</mark> |
|------------|-------------|------------------------|----------|-------------|----------------------------|------------|------------|-------------------------|
| Lower      | Upper       | Value                  | Lower    | Upper       | Value                      | Lower      | Upper      | Value                   |
| H(1)       | H(55)       | -4                     | H(1)     | H(23)       | -2                         | H(1)       | H(15)      | -39                     |
| H(2)       | H(54)       | 0                      | H(2)     | H(22)       | 0                          | H(2)       | H(14)      | 0                       |
| H(3)       | H(53)       | 13                     | H(3)     | H(21)       | 17                         | H(3)       | H(13)      | 273                     |
| H(4)       | H(52)       | 0                      | H(4)     | H(20)       | 0                          | H(4)       | H(12)      | 0                       |
| H(5)       | H(51)       | -34                    | H(5)     | H(19)       | -75                        | H(5)       | H(11)      | -1102                   |
| H(6)       | H(50)       | 0                      | H(6)     | H(18)       | 0                          | H(6)       | H(10)      | 0                       |
| H(7)       | H(49)       | 72                     | H(7)     | H(17)       | 238                        | H(7)       | H(9)       | 4964                    |
| H(8)       | H(48)       | 0                      | H(8)     | H(16)       | 0                          | H(8)       | -          | 8192                    |
| H(9)       | H(47)       | -138                   | H(9)     | H(15)       | -660                       | -          | -          | -                       |
| H(10)      | H(46)       | 0                      | H(10)    | H(14)       | 0                          | -          | -          | -                       |
| H(11)      | H(45)       | 245                    | H(11)    | H(13)       | 2530                       | -          | -          | -                       |
| H(12)      | H(44)       | 0                      | H(12)    | -           | 4096                       | -          | -          | -                       |
| H(13)      | H(43)       | -408                   | -        | -           | -                          | -          | -          | -                       |
| H(14)      | H(42)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(15)      | H(41)       | 650                    | -        | -           | -                          | -          | -          | -                       |
| H(16)      | H(40)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(17)      | H(39)       | -1003                  | -        | -           | -                          | -          | -          | -                       |
| H(18)      | H(38)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(19)      | H(37)       | 1521                   | -        | -           | -                          | -          | -          | -                       |
| H(20)      | H(36)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(21)      | H(35)       | -2315                  | -        | -           | -                          | -          | -          | -                       |
| H(22)      | H(34)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(23)      | H(33)       | 3671                   | -        | -           | -                          | -          | -          | -                       |
| H(24)      | H(32)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(25)      | H(31)       | -6642                  | -        | -           | -                          | -          | -          | -                       |
| H(26)      | H(30)       | 0                      | -        | -           | -                          | -          | -          | -                       |
| H(27)      | H(29)       | 20756                  | -        | -           | -                          | -          | -          | -                       |
| H(28)      |             | 32768                  | -        | -           | -                          | -          | -          | -                       |

#### Table 33. Interpolation filter coefficients

[1] H(n) is the digital filter coefficient.

DAC1205D650

25 of 43

### 10.7 Quadrature modulator and NCO

The quadrature modulator allows the 12-bit I and Q data to be mixed with the carrier signal generated by the Numerically Controlled Oscillator (NCO).

The frequency of the NCO is programmed over 32-bit and allows the sign of the sine component to be inverted in order to operate positive or negative, lower or upper single sideband up-conversion.

#### 10.7.1 NCO in 32-bit

When using the NCO, the frequency can be set by the four registers FREQNCO\_LSB, FREQNCO\_LISB, FREQNCO\_UISB and FREQNCO\_MSB over 32 bits.

The frequency for the NCO in 32-bit is calculated as follows:

$$f_{NCO} = \frac{M \times f_s}{2^{32}} \tag{1}$$

where M is the decimal representation of FREQ\_NCO[31:0].

The phase of the NCO can be set from  $0^{\circ}$  to  $360^{\circ}$  by both registers PHINCO\_LSB and PHINCO\_MSB over 16 bits.

The default setting is  $f_{NCO} = 96$  MHz when  $f_s = 640$  Msps and the default phase is 0°.

#### 10.7.2 Low-power NCO

When using the low-power NCO, the frequency can be set by the 5 MSB of register FREQNCO\_MSB.

The frequency for the low-power NCO is calculated as follows:

$$f_{NCO} = \frac{M \times f_s}{2^5} \tag{2}$$

where M is the decimal representation of FREQ\_NCO[31:27].

The phase of the low-power NCO can be set by the 5 MSB of the register PHINCO\_MSB.

#### 10.7.3 Minus 3dB

During normal use, a full-scale pattern will also be full scale at the output of the DAC. Nevertheless, when the I and Q data are simultaneously close to full scale, some clipping can occur and the Minus\_3dB function can be used to reduce gain by 3 dB in the modulator. This is to keep a full-scale range at the output of the DAC without added interferers.

### 10.8 x / (sin x)

Due to the roll-off effect of the DAC, a selectable FIR filter is inserted to compensate for the  $(\sin x) / x$  effect. This filter introduces a DC loss of 3.4 dB. The coefficients are represented in Table 34 "Inversion filter coefficients".

 Table 34.
 Inversion filter coefficients

| First interpolation filter <sup>[1]</sup> |       |       |  |
|---|-------|-------|--|
| Lower                                     | Upper | Value |  |
| H(1)                                      | H(9)  | 2     |  |
| H(2)                                      | H(8)  | -4    |  |
| H(3)                                      | H(7)  | 10    |  |
| H(4)                                      | H(6)  | -35   |  |
| H(5)                                      | -     | 401   |  |

[1] H(n) is the digital filter coefficient.

### **10.9 DAC transfer function**

The full-scale output current for each DAC is the sum of the two complementary current outputs:

$$I_{O(fs)} = I_{IOUTP} + I_{IOUTN}$$
(3)

The output current depends on the digital input data:

$$I_{IOUTP} = I_{O(fs)} \times \left(\frac{DATA}{4095}\right) \tag{4}$$

$$I_{IOUTN} = I_{O(fs)} \times \left(\frac{4095 - DATA}{4095}\right)$$
(5)

The setting applied to CODING (register 00h[2]; see <u>Table 9 "Register allocation map"</u>) defines whether the DAC1205D650 operates with a binary input or a two's complement input.

<u>Table 35 "DAC transfer function"</u> shows the output current as a function of the input data, when  $I_{O(fs)} = 20$  mA.

#### Table 35. DAC transfer function

| Data      | I11/Q11 to I0/Q0 | I11/Q11 to I0/Q0 |       |       |
|-----------|------------------|------------------|-------|-------|
| (Decimal) | Binary           | Two's complement |       |       |
| 0         | 0000 0000 0000   | 1000 0000 0000   | 0 mA  | 20 mA |
|           |                  |                  |       |       |
| 2048      | 1000 0000 0000   | 0000 0000 0000   | 10 mA | 10 mA |
|           |                  |                  |       |       |
| 4095      | 1111 1111 1111   | 0111 1111 1111   | 20 mA | 0 mA  |


### 10.10 Full-scale current

#### 10.10.1 Regulation

The DAC1205D650 reference circuitry integrates an internal bandgap reference voltage which delivers a 1.25 V reference to the GAPOUT pin. It is recommended to decouple pin GAPOUT using a 100 nF capacitor.

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

The reference current is generated using an external resistor of 910  $\Omega$  (1 %) connected to pin VIRES. A control amplifier sets the appropriate full-scale current ( $I_{O(fs)}$ ) for both DACs (see Figure 11 "Internal reference configuration").



This configuration is optimum for temperature drift compensation because the bandgap reference voltage can be matched to the voltage across the feedback resistor.

The DAC current can also be set by applying an external reference voltage to the non-inverting input pin GAPOUT and disabling the internal bandgap reference voltage with GAP\_PD (register 00h[0]; see <u>Table 10 "COMMon register (address 00h) bit</u> <u>description</u>").

#### 10.10.2 Full-scale current adjustment

The default full-scale current ( $I_{O(fs)}$ ) is 20 mA. It can be further adjusted for each DAC using SPI. The adjustment range is between 1.6 mA and 22 mA,  $\pm$  10 %.

The settings applied to DAC\_A\_GAIN\_COARSE[3:0] (register 0Ah; see Table 20 <u>"DAC\_A\_Cfg\_2 register (address 0Ah) bit description</u>" and register 0Bh; see Table 21 <u>"DAC\_A\_Cfg\_3 register (address 0Bh) bit description</u>") and to DAC\_B\_GAIN COARSE[3:0] (register 0Dh; see Table 23 "DAC\_B\_Cfg\_2 register (address 0Dh) bit <u>description</u>" and register 0Eh; see Table 24 "DAC\_B\_Cfg\_3 register (address 0Eh) bit <u>description</u>") define the coarse variation of the full-scale current (see Table 36 "I<sub>O(fs)</sub> <u>coarse adjustment</u>").

## Table 36.I<sub>O(fs)</sub> coarse adjustmentDefault settings are shown highlighted.

| DAC_GAIN_COARSE[3:0] |        | I <sub>O(fs)</sub> (mA) |
|----------------------|--------|-------------------------|
| Decimal              | Binary |                         |
| 0                    | 0000   | 1.6                     |
| 1                    | 0001   | 3.0                     |
| 2                    | 0010   | 4.4                     |
| 3                    | 0011   | 5.8                     |
| 4                    | 0100   | 7.2                     |
| 5                    | 0101   | 8.6                     |
| 6                    | 0110   | 10.0                    |
| 7                    | 0111   | 11.4                    |

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

| DAC_GAIN_COARSE[3:0] |        | I <sub>O(fs)</sub> (mA) |
|----------------------|--------|-------------------------|
| Decimal              | Binary |                         |
| 8                    | 1000   | 12.8                    |
| 9                    | 1001   | 14.2                    |
| 10                   | 1010   | 15.6                    |
| 11                   | 1011   | 17.0                    |
| 12                   | 1100   | 18.5                    |
| 13                   | 1101   | 20.0                    |
| 14                   | 1110   | 21.0                    |
| 15                   | 1111   | 22.0                    |

Table 36. Io(fs) coarse adjustment ... continued Default settings are shown highlighted.

The settings applied to DAC\_A\_GAIN\_FINE[5:0] (register 0Ah; see Table 20 "DAC A Cfg 2 register (address 0Ah) bit description") and to DAC B GAIN FINE[5:0] (register 0Dh; see Table 23 "DAC\_B\_Cfg\_2 register (address 0Dh) bit description") define the fine variation of the full-scale current (see Table 37 "IO(fs) fine adjustment").

### Table 37. I<sub>O(fs)</sub> fine adjustment

Default settings are shown highlighted.

| DAC_GAIN_FINE[5:0] |                  | Delta I <sub>O(fs)</sub> |  |
|--------------------|------------------|--------------------------|--|
| Decimal            | Two's complement |                          |  |
| -32                | 10 0000          | -10 %                    |  |
|                    |                  |                          |  |
| 0                  | 00 0000          | 0                        |  |
|                    |                  |                          |  |
| +31                | 01 1111          | +10 %                    |  |

The coding of the fine gain adjustment is two's complement.

### 10.11 Digital offset adjustment

When the DAC1205D650 analog output is DC connected to the next stage, the digital offset correction can be used to adjust the common mode level at the output of the DAC. It adds an offset at the end of the digital part, just before the DAC.

The settings applied to DAC A OFFSET[10:0] (register 09h; see Table 19 "DAC\_A\_Cfg\_1 register (address 09h) bit description" and register 0Bh; see Table 21 "DAC\_A\_Cfg\_3 register (address 0Bh) bit description") and to "DAC\_B\_OFFSET[10:0]" (register 0Ch; see Table 22 "DAC\_B\_Cfg\_1 register (address 0Ch) bit description" and register 0Eh; see Table 24 "DAC\_B\_Cfg\_3 register (address 0Eh) bit description") define the range of variation of the digital offset (see Table 38 "Digital offset adjustment").

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating


## Table 38. Digital offset adjustment Default settings are shown highlighted.

| DAC_OFFSET[10:0] | ]                | Offset applied |  |
|------------------|------------------|----------------|--|
| Decimal          | Two's complement |                |  |
| -1024            | 100 0000 0000    | -1024          |  |
| -1023            | 100 0000 0001    | -1023          |  |
|                  |                  |                |  |
| -1               | 111 1111 1111    | -1             |  |
| 0                | 000 0000 0000    | 0              |  |
| +1               | 000 0000 0001    | +1             |  |
|                  |                  |                |  |
| +1022            | 011 1111 1110    | +1022          |  |
| +1023            | 011 1111 1111    | +1023          |  |

### 10.12 Analog output

The DAC1205D650 has two output channels each of which produces two complementary current outputs. These allow the even-order harmonics and noise to be reduced. The pins are IOUTAP/IOUTAN and IOUTBP/IOUTBN respectively and need to be connected using a load resistor R<sub>L</sub> to the 3.3 V analog power supply (V<sub>DDA(3V3)</sub>).

Refer to Figure 12 "Equivalent analog output circuit (one DAC)" for the equivalent analog output circuit of one DAC. This circuit consists of a parallel combination of NMOS current sources, and their associated switches, for each segment.



The cascode source configuration increases the output impedance of the source, thus improving the dynamic performance of the DAC by introducing less distortion.

The device can provide an output level of up to 2  $V_{o(p\mbox{-}p)}$  depending on the application, the following stages and the targeted performances.

DAC1205D650

30 of 43

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

### **10.13 Auxiliary DACs**

The DAC1205D650 integrates two auxiliary DACs that can be used to compensate for any offset between the DAC and the next stage in the transmission path.

Both auxiliary DACs have a resolution of 10-bit and are current sources (referenced to ground). The settings applied to AUX\_A[9:0] and AUX\_B[9:0] define the offset data:

$$I_{O(AUX)} = I_{AUXP} + I_{AUXN}$$
(6)

The output current depends on the auxiliary DAC data:

$$AUXP = I_{O(AUX)} \times \left(\frac{AUX[9:0]}{1023}\right)$$
(7)

$$AUXN = I_{O(AUX)} \times \left(\frac{1023 - AUX[9:0]}{1023}\right)$$
 (8)

Table 39 "Auxiliary DAC transfer function" shows the output current as a function of the auxiliary DAC data.

# Table 39.Auxiliary DAC transfer functionDefault settings are shown highlighted.


| Data | AUX_A[9:0] and AUX_B[9:0] (binary) | I <sub>AUXP</sub> | I <sub>AUXN</sub> |
|------|------------------------------------|-------------------|-------------------|
| 0    | 00 0000 0000                       | 0 mA              | 2.2 mA            |
|      |                                    |                   |                   |
| 512  | 10 0000 0000                       | 1.1 mA            | 1.1 mA            |
|      |                                    |                   |                   |
| 1023 | 11 1111 1111                       | 2.2 mA            | 0 mA              |

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating


### 10.14 Output configuration

#### 10.14.1 Basic output configuration

The use of a differentially-coupled transformer output provides optimum distortion performance (see Figure 13 "Differential output with transformer;  $V_{o(dif)(p-p)} = 1 V$ "). In addition, it helps to match the impedance and provides electrical isolation.



The DAC1205D650 can operate up to 2  $V_{o(p-p)}$  differential outputs. In this configuration, it is recommended to connect the center tap of the transformer to a 62  $\Omega$  resistor connected to the 3.3 V analog power supply, in order to adjust the DC common mode to approximately 2.7 V (see Figure 14 "Differential output with transformer;  $V_{o(dif)(p-p)} = 2$  V").





#### 10.14.2 DC interface to an AQM


When the system operation requires to keep the DC component of the spectrum, the DAC1205D650 can use a DC interface to connect to an Analog Quadrature Modulator (AQM). In this case, the offset compensation for LO cancellation can be made with the use of the digital offset control in the DAC.

Figure 15 provides an example of a connection to an AQM with a 1.7 V common mode input level.

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating







The auxiliary DACs can be used to control the offset in a precise range or with precise steps.

Figure 17 provides an example of a DC interface with the auxiliary DACs to an AQM with a 1.7 V common mode input level.

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating





Figure 18 provides an example of a DC interface with the auxiliary DACs to an AQM with a 3.3 V common mode input level.




The constraints to adjust the interface are the output compliance range of the DAC and the auxiliary DACs, the input common mode level of the AQM, and the offset correction range.

#### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

#### 10.14.3 AC interface to an AQM

When the Analog Quadrature Modulator (AQM) common mode voltage is close to ground, the DAC1205D650 must be AC-coupled and the auxiliary DACs are needed for offset correction.

Figure 18 provides an example of a connection to an AQM with a 0.5 V common mode input level using auxiliary DACs.



### 10.15 Power and grounding

In order to obtain optimum performance, it is recommended that the 1.8 V analog power supplies on pins 5, 11, 71, 77 and 99 should not be connected with those on pins 70, 79, 81, 83, 93, 95 and 97 on the top layer.

To optimize the decoupling, the power supplies should be decoupled with the following pins:

- V<sub>DDD(1V8)</sub>: pin 26 with 27; pin 32 with 33; pin 36 with 37; pin 40 with 39; pin 44 with 43 and pin 50 with 49.
- V<sub>DD(IO)(3V3)</sub>: pin 16 with 17 and pin 60 with 59.
- V<sub>DDA(1V8)</sub>: pin 5 with 4; pin 6 with 7; pin 11 with 10; pin 71 with 72; pin 77 with 78; pins 79, 81, 83 with 80, 82, 84; pins 93, 95, 97 with 92, 94, 96 and pin 99 with 98.
- V<sub>DDA(3V3)</sub>: pin 1 with 100 and pin 75 with 76.

## 10.16 Alternative parts

The following alternative parts are available.

#### Table 40. Alternative parts


| Type number | Description     | Sampling frequency |
|-------------|-----------------|--------------------|
| DAC1005D650 | dual 10-bit DAC | up to 650 Msps     |
| DAC1405D650 | dual 14-bit DAC | up to 650 Msps     |

### **NXP Semiconductors**

# DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

## 11. Package outline



#### Fig 20. Package outline SOT638-1 (HTQFP100)

DAC1205D650 Product data sheet

Dual 12-bit DAC, up to 650 Msps;  $2 \times 4 \times$  and  $8 \times$  interpolating

## 12. Abbreviations

| Table 41. | Abbreviations   |
|-----------|---|
| Acronym   | Description   |
| CDMA      | Code Division Multiple Access                             |
| CML       | Current Mode Logic  |
| CMOS      | Complementary Metal-Oxide Semiconductor                   |
| DAC       | Digital-to-Analog Converter                               |
| FIR       | Finite Impulse Response                                   |
| GSM       | Global System for Mobile communications                   |
| IF        | Intermediate Frequency                                    |
| IMD3      | Third-order Inter Modulation Distortion                   |
| LISB      | Lower Intermediate Significant Byte                       |
| LMDS      | Local Multipoint Distribution Service                     |
| LSB       | Least Significant Bit                                     |
| LTE       | Long Term Evolution                                       |
| LVDS      | Low-Voltage Differential Signaling                        |
| MMDS      | Multichannel Multipoint Distribution Service              |
| MSB       | Most Significant Bit                                      |
| NCO       | Numerically Controlled Oscillator                         |
| NMOS      | Negative Metal-Oxide Semiconductor                        |
| PLL       | Phase-Locked Loop   |
| SFDR      | Spurious-Free Dynamic Range                               |
| SPI       | Serial Peripheral Interface                               |
| TD-SCDM   | A Time Division-Synchronous Code Division Multiple Access |
| UISB      | Upper Intermediate Significant Byte                       |
| WCDMA     | Wideband Code Division Multiple Access                    |
| WiMAX     | Worldwide Interoperability for Microwave Access           |

### 13. Glossary

**Spurious-Free Dynamic Range (SFDR):** — The ratio between the RMS value of the reconstructed output sine wave and the RMS value of the largest spurious observed (harmonic and non-harmonic, excluding DC component) in the frequency domain.

**Intermodulation Distortion (IMD):** — From a dual-tone digital input sine wave (these two frequencies being close together), the intermodulation distortion products IMD2 and IMD3 (respectively, 2<sup>nd</sup> and 3<sup>rd</sup> order components) are defined below.

**IMD2** — The ratio of the RMS value of either tone to the RMS value of the worst 2<sup>nd</sup> order intermodulation product.

**IMD3** — The ratio of the RMS value of either tone to the RMS value of the worst 3<sup>rd</sup> order intermodulation product.

**Restricted Bandwidth Spurious-Free Dynamic Range** — The ratio of the RMS value of the reconstructed output sine wave to the RMS value of the noise, including the harmonics, in a given bandwidth centered around  $f_{offset}$ .

## 14. Revision history

| Table 42. Revision history   |              |                    |               |                 |  |  |  |
|--|--------------|--------------------|---------------|-----------------|--|--|--|
| Document ID  | Release date | Data sheet status  | Change notice | Supersedes      |  |  |  |
| DAC1205D650 v.2  | 20100913     | Product data sheet | -             | DAC1205D650 v.1 |  |  |  |
| Modifications: • Figure 18 corrected the value of the resistors on pin AUXnP |              |                    |               |                 |  |  |  |
| DAC1205D650 v.1  | 20090728     | Product data sheet | -             | -               |  |  |  |

## **15. Legal information**

### 15.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

DAC1205D650

41 of 43

### **NXP Semiconductors**

## DAC1205D650

### Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

## 16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### **NXP Semiconductors**

## DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating

## **17. Contents**

| 1       | General description                | . 1 |
|---------|------------------------------------|-----|
| 2       | Features and benefits              | . 1 |
| 3       | Applications                       | . 2 |
| 4       | Ordering information               | . 2 |
| 5       | Block diagram                      | . 3 |
| 6       | Pinning information                |     |
| 6.1     | Pinning                            | . 4 |
| 6.2     | Pin description                    | . 5 |
| 7       | Limiting values                    | . 8 |
| 8       | Thermal characteristics            |     |
| 9       | Characteristics                    |     |
| 10      | Application information.           | 13  |
| 10.1    | General description                | 13  |
| 10.2    | Serial interface (SPI)             | 13  |
| 10.2.1  | Protocol description               | 13  |
| 10.2.2  | SPI timing description             | 14  |
| 10.2.3  | Detailed descriptions of registers | 15  |
| 10.2.4  | Registers detailed description.    | 17  |
| 10.3    | Input data                         | 21  |
| 10.3.1  | Dual-port mode                     | 21  |
| 10.3.2  | Interleaved mode                   | 21  |
| 10.4    | Input clock                        | 23  |
| 10.5    |                                    | 24  |
| 10.6    | FIR filters                        | 25  |
| 10.7    | Quadrature modulator and NCO       | 26  |
| 10.7.1  | NCO in 32-bit                      | 26  |
| 10.7.2  | Low-power NCO                      | 26  |
| 10.7.3  | Minus 3dB                          | 26  |
| 10.8    | x / (sin x)                        | 26  |
| 10.9    | DAC transfer function              | 27  |
| 10.10   | Full-scale current                 | 27  |
| 10.10.1 | Regulation                         | 27  |
| 10.10.2 | Full-scale current adjustment      | 28  |
| 10.11   | Digital offset adjustment          | 29  |
| 10.12   | Analog output                      | 30  |
| 10.13   | Auxiliary DACs                     | 31  |
| 10.14   | Output configuration               | 32  |
| 10.14.1 | Basic output configuration         | 32  |
| 10.14.2 | DC interface to an AQM             | 32  |
| 10.14.3 | AC interface to an AQM             | 35  |
| 10.15   | Power and grounding                | 36  |
| 10.16   | Alternative parts                  | 37  |
| 11      | Package outline                    | 38  |
| 12      | Abbreviations                      | 39  |
| 13      | Glossary                           | 40  |

| 14   | Revision history    | 40 |
|------|---------------------|----|
| 15   | Legal information   | 41 |
| 15.1 | Data sheet status   | 41 |
| 15.2 | Definitions         | 41 |
| 15.3 | Disclaimers         | 41 |
| 15.4 | Trademarks          | 42 |
| 16   | Contact information | 42 |
| 17   | Contents            | 43 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 September 2010 Document identifier: DAC1205D650